#ifndef __DEVICES_PCI_H__
#define __DEVICES_PCI_H__
-#include <palacios/vm_dev.h>
+#ifdef __V3VEE__
+
+
#include <palacios/vmm_types.h>
#include <palacios/vmm_rbtree.h>
#include <devices/pci_types.h>
-#define V3_PCI_BAR_MEM 0x00
-#define V3_PCI_BAR_IO 0x01
-#define V3_PCI_BAR_MEM_PREFETCH 0x08
+struct vm_device;
+
+
+typedef enum { PCI_BAR_IO,
+ PCI_BAR_MEM24,
+ PCI_BAR_MEM32,
+ PCI_BAR_MEM64_LO,
+ PCI_BAR_MEM64_HI,
+ PCI_BAR_PASSTHROUGH,
+ PCI_BAR_NONE } pci_bar_type_t;
+
+typedef enum {PCI_STD_DEVICE, PCI_TO_PCI_BRIDGE, PCI_CARDBUS, PCI_MULTIFUNCTION, PCI_PASSTHROUGH} pci_device_type_t;
+
+
+
+// For the rest of the subclass codes see:
+// http://www.acm.uiuc.edu/sigops/roll_your_own/7.c.1.html
+
+#define PCI_AUTO_DEV_NUM (-1)
+
+struct guest_info;
+
+struct pci_device;
+
+struct v3_pci_bar {
+ pci_bar_type_t type;
+
+ union {
+ struct {
+ int num_pages;
+ addr_t default_base_addr;
+ int (*mem_read)(struct guest_info * core, addr_t guest_addr, void * dst, uint_t length, void * private_data);
+ int (*mem_write)(struct guest_info * core, addr_t guest_addr, void * src, uint_t length, void * private_data);
+ };
+
+ struct {
+ int num_ports;
+ uint16_t default_base_port;
+ int (*io_read)(struct guest_info * core, uint16_t port, void * src, uint_t length, void * private_data);
+ int (*io_write)(struct guest_info * core, uint16_t port, void * src, uint_t length, void * private_data);
+ };
+
+ struct {
+ int (*bar_init)(int bar_num, uint32_t * dst, void * private_data);
+ int (*bar_write)(int bar_num, uint32_t * src, void * private_data);
+ };
+ };
+
+ void * private_data;
+
+ // Internal PCI data
+ uint32_t val;
+ int updated;
+ uint32_t mask;
+};
+
+
+#define PCI_IO_MASK 0xfffffffc
+#define PCI_MEM24_MASK 0x000ffff0
+#define PCI_MEM_MASK 0xfffffff0
+#define PCI_MEM64_MASK_HI 0xffffffff
+#define PCI_MEM64_MASK_LO 0xfffffff0
+#define PCI_EXP_ROM_MASK 0xfffff800
+
+
+
+#define PCI_IO_BASE(bar_val) (bar_val & PCI_IO_MASK)
+#define PCI_MEM24_BASE(bar_val) (bar_val & PCI_MEM24_MASK)
+#define PCI_MEM32_BASE(bar_val) (bar_val & PCI_MEM_MASK)
+#define PCI_MEM64_BASE_HI(bar_val) (bar_val & PCI_MEM64_MASK_HI)
+#define PCI_MEM64_BASE_LO(bar_val) (bar_val & PCI_MEM64_MASK_LO)
+#define PCI_EXP_ROM_BASE(rom_val) (rom_val & PCI_EXP_ROM_MASK)
struct pci_device {
+
+ pci_device_type_t type;
+
union {
- struct pci_config_header header;
- uint8_t header_space[64];
+ uint8_t config_space[256];
+
+ struct {
+ struct pci_config_header config_header;
+ uint8_t config_data[192];
+ } __attribute__((packed));
} __attribute__((packed));
- uint8_t config_space[192];
+ struct v3_pci_bar bar[6];
- uint_t bus_num;
struct rb_node dev_tree_node;
- int dev_num;
+ uint_t bus_num;
+
+ union {
+ uint8_t devfn;
+ struct {
+ uint8_t fn_num : 3;
+ uint8_t dev_num : 5;
+ } __attribute__((packed));
+ } __attribute__((packed));
+
char name[64];
- struct vm_device * vm_dev; //the corresponding virtual device
+ int (*config_update)(uint_t reg_num, void * src, uint_t length, void * priv_data);
+
+ int (*cmd_update)(struct pci_device * pci_dev, uchar_t io_enabled, uchar_t mem_enabled);
+ int (*exp_rom_update)(struct pci_device * pci_dev, uint32_t * src, void * private_data);
+
+ int (*config_write)(uint_t reg_num, void * src, uint_t length, void * private_data);
+ int (*config_read)(uint_t reg_num, void * dst, uint_t length, void * private_data);
- int (*config_read)(struct pci_device * pci_dev, uint_t reg_num, void * dst, int len);
- int (*config_write)(struct pci_device * pci_dev, uint_t reg_num, void * src, int len);
- int (*bar_update)(struct pci_device * pci_dev, uint_t bar_reg, uint32_t val);
+
+ int exp_rom_update_flag;
+ int bar_update_flag;
void * priv_data;
};
+int v3_pci_set_irq_bridge(struct vm_device * pci_bus, int bus_num,
+ int (*raise_pci_irq)(struct pci_device * pci_dev, void * dev_data),
+ int (*lower_pci_irq)(struct pci_device * pci_dev, void * dev_data),
+ void * dev_data);
+
-struct vm_device * v3_create_pci();
+int v3_pci_raise_irq(struct vm_device * pci_bus, int bus_num, struct pci_device * dev);
+int v3_pci_lower_irq(struct vm_device * pci_bus, int bus_num, struct pci_device * dev);
struct pci_device *
v3_pci_register_device(struct vm_device * pci,
- uint_t bus_num,
- const char * name,
+ pci_device_type_t dev_type,
+ int bus_num,
int dev_num,
- int (*config_read)(struct pci_device * pci_dev, uint_t reg_num, void * dst, int len),
- int (*config_write)(struct pci_device * pci_dev, uint_t reg_num, void * src, int len),
- int (*bar_update)(struct pci_device * pci_dev, uint_t bar_reg, uint32_t val),
- void * private_data);
+ int fn_num,
+ const char * name,
+ struct v3_pci_bar * bars,
+ int (*config_update)(uint_t reg_num, void * src, uint_t length, void * private_data),
+ int (*cmd_update)(struct pci_device *pci_dev, uchar_t io_enabled, uchar_t mem_enabled),
+ int (*exp_rom_update)(struct pci_device * pci_dev, uint32_t * src, void * private_data),
+ void * priv_data);
+
+struct pci_device *
+v3_pci_register_passthrough_device(struct vm_device * pci,
+ int bus_num,
+ int dev_num,
+ int fn_num,
+ const char * name,
+ int (*config_write)(uint_t reg_num, void * src, uint_t length, void * private_data),
+ int (*config_read)(uint_t reg_num, void * dst, uint_t length, void * private_data),
+ void * private_data);
+
+
+#endif
#endif