1 /* (c) 2008, Jack Lange <jarusl@cs.northwestern.edu> */
2 /* (c) 2008, The V3VEE Project <http://www.v3vee.org> */
9 #include <palacios/vmm.h>
14 #include <palacios/vmcb.h>
15 #include <palacios/vmm_util.h>
17 #define CPUID_FEATURE_IDS 0x80000001
18 #define CPUID_FEATURE_IDS_ecx_svm_avail 0x00000004
20 #define CPUID_SVM_REV_AND_FEATURE_IDS 0x8000000a
21 #define CPUID_SVM_REV_AND_FEATURE_IDS_edx_svml 0x00000004
22 #define CPUID_SVM_REV_AND_FEATURE_IDS_edx_np 0x00000001
25 #define EFER_MSR 0xc0000080
26 #define EFER_MSR_svm_enable 0x00001000
31 /* AMD Arch Vol 3, sec. 15.28, pg 420 */
35 #define SVM_VM_CR_MSR 0xc0010114
36 #define SVM_VM_CR_MSR_dpd 0x00000001
37 #define SVM_VM_CR_MSR_r_init 0x00000002
38 #define SVM_VM_CR_MSR_dis_a20m 0x00000004
39 #define SVM_VM_CR_MSR_lock 0x00000008
40 #define SVM_VM_CR_MSR_svmdis 0x00000010
42 #define SVM_IGNNE_MSR 0xc0010115
44 // SMM Signal Control Register
45 #define SVM_SMM_CTL_MSR 0xc0010116
46 #define SVM_SMM_CTL_MSR_dismiss 0x00000001
47 #define SVM_SMM_CTL_MSR_enter 0x00000002
48 #define SVM_SMM_CTL_MSR_smi_cycle 0x00000004
49 #define SVM_SMM_CTL_MSR_exit 0x00000008
50 #define SVM_SMM_CTL_MSR_rsm_cycle 0x00000010
52 #define SVM_VM_HSAVE_PA_MSR 0xc0010117
54 #define SVM_KEY_MSR 0xc0010118
61 #define SVM_HANDLER_SUCCESS 0x0
62 #define SVM_HANDLER_ERROR 0x1
63 #define SVM_HANDLER_HALT 0x2
68 void Init_SVM(struct vmm_ctrl_ops * vmm_ops);